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Context and motivation 
1 
CAMRAD project looks to develop and test under real 
conditions  a high-performance imaging system:  
 Characterization and monitoring of nuclear wastes  
 Maintenance and instrumentation of nuclear facilities 
 
Characteristics of the prototype:  
 CMOS based color camera   
 High resolution 
 Compact design  
 Radiation hardness at TID > 1 MGy(SiO2) 
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 CMOS based color camera   
 High resolution 
 Compact design  
 Radiation hardness at TID > 1 MGy(SiO2) 
Context and motivation 
Exploration study on lab test chips to identify the 
best candidate for the final prototype 
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CAMRAD investigated CMOS Image Sensors 
 TID up to 1MGy(SiO2)  
 4 CMOS Image Sensors  
designed at ISAE-SUPAERO 
 3 180 nm CIS processes  
2 readout chain architectures  
 Mixed 3.3 V and 1.8 V MOSFETs 
 Full 1.8 V MOSFETs 
 16 pixel designs  
 Standard 3T photodiode 
 Partially Pinned 3T photodiode 
 Radiation hardened by design 
photodiodes 
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Overview on the standard CIS photodiodes  
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 Widely evaluated under 
irradiation.  
 STI positive trapped 
charges lead to a short 
circuits between pixels 
 Change of the 
photodiode 
capacitance  
 Never investigated 
under irradiation  
 P+ implant to cover the 
N region 
 Prevent the contact 
between the depletion 
region and the oxides 
 PPD suffers from severe 
degradation due to TID 
o Charge transfer 
degradation 
o dark current 
increase 
 Trapped charges in the 
PMD and in the spacers.  
B. Pain et al. , Proc. SPIE, vol. 5167, 2004 
B. R. Hancock et al., Proc. SPIE, vol. 4306, 2001 
P. R. Rao et al., Solid-State Electron, vol. 52, 2008.  
V. Goiffon et al., IEEE Trans. Nucl. Sci., vol. 61, 2014 
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4 
Gate Overlap pixel design 
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1. Study the influence of the manufacturing process on the 
CIS radiation hardness 
2. Investigate the radiation effects in different photodiodes 
design and radiation hardened by design solutions 
CAMRAD Project:  
Studied photodiode structures 
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CAMRAD investigated CMOS Image Sensors 
5 
 TID up to 1MGy(SiO2)  
 4 CMOS Image Sensors  
 3 180 nm CIS processes  
2 readout chain architectures  
 Mixed 3.3 V and 1.8 V MOSFETs 
 Full 1.8 V MOSFETs 
1. Study the influence of the manufacturing process on the 
CIS radiation hardness 
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Readout chain degradation at TID up to 100 Mrad 
[5] V. Goiffon, IEEE NSREC 2017, 
New Orleans, LA  
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 Manufacturing process impacts 
the radiation hardness of the 
readout chain:  
TID MOSFETs Vth shift depends 
on the technology 
3.3V P MOSFETs 
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Readout chain degradation at TID up to 100 Mrad 
[5] V. Goiffon, IEEE NSREC 2017, 
New Orleans, LA  
3.3 V  
MOSFETs 
1.8 V  
MOSFETs 
 Manufacturing process impacts 
the radiation hardness of the 
readout chain:  
TID MOSFETs Vth shift depends 
on the technology 
 1.8 V MOSFETs exhibit the lower 
threshold voltage shift 
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3.3V  MOSFETs 
Readout chain degradation at TID up to 100 Mrad 
 Manufacturing process impacts 
the radiation hardness of the 
readout chain:  
TID MOSFETs Vth shift depends 
on the technology 
 1.8 V MOSFETs exhibit the lower 
threshold voltage shift 
 N MOSFETs threshold voltage 
induced shift is less than in P 
MOSFETs 
6 
N MOSFETs 
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TID induced dark current increase 
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TID induced dark current increase 
1. Manufacturing process impacts dark current CIS performances before and 
after TID up to 100 Mrad   CISs from foundry B have the highest dark 
current  
2. 1.8 V CISs exhibit the best dark current values after irradiation  
   7X reduction @100 Mrad for foundry C 
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Manufacturing process impacts the two main 
radiation induced degradations: 
 Readout chain MOSFETs threshold voltage shift is minimized 
in Foundry B CISs  
 Lower dark current values are exhibited by Foundry A CISs 
 Non-uniformity appears in the pixel array for Foundry B CISs 
 For all the tested technologies:  
 1.8V MOSFETs exhibit the lower threshold voltage shift  
 N MOSFETs are the most radiation tolerant. 
 1.8V sensors exhibit the best dark current performances 
Sum up 1/2: 
Manufacturing process impact 
Sensor B 3.3 V   
after 1 MGy(SiO2) 
Dark current reduction:   
5X Foundry A 
4X Foundry B 
7X Foundry C 
  
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CAMRAD investigated CMOS Image Sensors 
TID up to 1MGy(SiO2)  
16 pixel designs  
 Standard 3T photodiode 
 Partially Pinned 3T photodiode 
 Radiation hardened by design 
photodiodes 
2. Improve TID degradation  
understanding in different photodiodes design  
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Dark current evolution with TID:  
Radiation hardness of partially pinned photodiode 
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Dark current VS Gate voltage: 
The influence of the gate overlap 
Enhanced Gate 
Induced Drain 
Leakage (GIDL) in 
the gate overlap 
structures 
Negative  
Gate Voltages  
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Gate Overlap Gate Overlap and N+ Drain 
Investigation on the charge drain mechanism: 
The proposed drain design 
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Investigation on the charge drain mechanism: 
Dark current VS TID 
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Investigation on the charge drain mechanism: 
Dark current VS Gate voltage at moderate TID 
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 At TID < 10 Mrad dark current decrease with the increase of gate 
voltage is observed in N+ Drain design pixels 
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Investigation on the charge drain mechanism: 
Dark current VS Gate voltage at moderate TID 
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 At TID > 10 Mrad dark current decreases with the increase of 
gate voltage in both pixels 
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because of the STI inversion 
15 
Investigation on the charge drain mechanism: 
Dark current VS Gate voltage at high TID 
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Radiation Hardness Comparison of CMOS Image Sensor Technologies at High Total Ionizing Dose Levels 27/11/2018 CNES WS 2018 
 3T Partially pinned photodiode is more radiation tolerant 
than standard 3T photodiode for TID < 1 Mrad  
  P+ layer limits the Si/SiO2 contact 
 At TID > 1 Mrad partially pinned functionality is lost  
Sum up 2/2: 
Pixel design influence 
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 Gate overlap design gives best performances in 
term of dark current for positive voltages applied 
to the gate:  
 Gate overlap has to be optimized  
 N+ Drain  biased at VDD allow to control dark 
charges draining mechanisms 
16 
Radiation Hardness Comparison of CMOS Image Sensor Technologies at High Total Ionizing Dose Levels 27/11/2018 CNES WS 2018 
 The manufacturing process has an important impact on the 
absolute radiation hardness of CIS  
 MOSFET performances 
 Dark Current 
 The gate overlap design is required for TID beyond 100 Mrad 
 Optimization of Gate overlap 
 Influence of N+ Drain size on optoelectrical performances 
 The charge drain mechanism is confirmed thanks to  
VDD N+ drain design   
Conclusions and perspectives 
17 
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Further development:  
 Integration of all the functions in a single HD sensor 
(ADC, Sequencer…) 
 Exploration of other radiation conditions to evaluate the 
radiation response of these CISs (Charged particles, 
Neutrons… ) for future spatial applications such as Jupiter 
Missions 
100 Mrad 
Only Gate overlap 
designs are functional 
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